

ServerWorks ServerSet™ III HE

Product Overview

Features	Benefits
133 MHz Front Side Bus Capability	<ul style="list-style-type: none"> • Supports 100 MHz and 133 MHz system bus for single, dual, and quad processor configurations • Significantly increases bandwidth required for multiprocessor servers
PC133 SDRAM Technology	<ul style="list-style-type: none"> • Superior memory performance in terms of bandwidth and access latency • Increases flexibility of system design for memory configurations • Proven technology with low cost structure
Server Optimized Memory Technology (Up to 16-GBytes)	<ul style="list-style-type: none"> • High Bandwidth 4-way interleaved architecture achieves up to 4.1 GBytes/s • Advanced ECC algorithms that maintain system data integrity • Supports a large capacity of memory up to 16-GBytes • Supports wide range of memory DIMMs including 64, 128, 256, 512-MByte, and 1-GByte
Enterprise Chipkill Technology	<ul style="list-style-type: none"> • Maintains system integrity even with a complete DRAM Chip failure
Advanced “Inter Module Bus” (IMB) Technology	<ul style="list-style-type: none"> • Defined Interconnect from North Bridge to remote PCI IO Bridges • Supports 1 GByte/s operation and low latency IO transactions on full duplex, point to point, source synchronous bus
Advanced 64-bit PCI Technology	<ul style="list-style-type: none"> • Two fully independent 64-bit PCI Buses • Maximizes IO bandwidth for the next generation of 64-bit PCI cards • Supports up to 2 full 64-bit/66 MHz PCI busses • Supports up to 5 64-bit/33 MHz PCI busses
Advanced IO Caching Technology	<ul style="list-style-type: none"> • Increases sustainable PCI bus bandwidth by off loading system resources • Reduces Front Side bus snoop traffic for enhanced multiprocessing performance
Legacy 32-bit PCI Technology	<ul style="list-style-type: none"> • Dedicated 32-bit PCI bus for legacy IO and south bridge interconnect
Scalable Architecture	<ul style="list-style-type: none"> • Increases flexibility of system design for processor, memory, and PCI configurations • Strong architectural foundation that enables a smooth transition to the next generation of server technology (i.e. PCI-X, DDR)
Full Peer-to-Peer Support	<ul style="list-style-type: none"> • Allows full peer-to-peer transactions between PCI busses • Increases options for Intelligent IO and Server Management cards

Integrated IOAPIC	<ul style="list-style-type: none"> • Removes the need for a separate IOAPIC chip • BOM cost savings, additional board real estate, and increased design flexibility
ATA66	<ul style="list-style-type: none"> • Enhances HDD access for faster reads and writes
4 USB Ports	<ul style="list-style-type: none"> • Provides the end user with more options to connect peripherals
ServerSet™ III HE Components:	Package:
NB6536 North Bridge 2.0HE	<ul style="list-style-type: none"> • 644 Tape Ball Grid Array (TBGA)
IB6566 South Bridge	<ul style="list-style-type: none"> • 352 Plastic Ball Grid Array (PBGA)
NB6555IO Bridge 2.0	<ul style="list-style-type: none"> • 352 Plastic Ball Grid Array (PBGA)
NB6535 Memory Address Data Path (MADP)	<ul style="list-style-type: none"> • 256 Plastic Ball Grid Array (PBGA)

Printed: Jan. 2000